CERTIFICATE OF TRA	ANSMISSION BY FAC	SIMILE (37 CFR 1.8)	Docket No. BUR920040109US1
Application No.	Filing Date 8/12/2004	Examiner ` Dang, Phuc T.	Group Art Unit 2818
nvention: FinFETs (Fin Fig	ld Effect Transistors)		
			RECEIVED CENTRAL FAX CENTER
			MAR 2 4 2005
I hereby certify that this		Restriction Election (2 pages)	
	ed to the United States Pater	(Identify type of correspondence) nt and Trademark Office (Fax.	No. 703-872-9306
On 3/24/2005 (Date)	y) <del>observe and the set of the set</del>		
		Kim Dwi	ileski
	<del></del> -	(Typed or Printed Name of Per	son Signing Certificate)
		UN J	rulesk
		/ ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	·
	Note: Each paper must	have its own certificate of mailing.	
	-		
•		12	
-			-

RECEIVED CENTRAL FAX CENTER

Docket No. BUR920040109US1

MAR 2 4 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Anderson et al.

Group Art Unit: 2818

Filed: 8/12/2004

Examiner: Dang, Phuc T.

Serial No.: 10/710,909

Title: FinFETs (Fin Field Effect Transistors)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

## RESTRICTION ELECTION

In response to the Restriction Requirement dated March 2, 005, Applicants hereby provisionally elect Group I, claims 1-16, drawn to a method for fabricating a semiconductor structure, Class 438, subclass 281. This election is made with traverse, and Applicants hereby reserve the right to file a divisional application in connection with unelected claims 17-20, drawn to a semiconductor device.

With regard to the Restriction Requirement, Applicants respectfully submit that the subject matter of all claims 1-20 is sufficiently related that a thorough search for the subject matter of any one group of claims would encompass a search for the subject matter of the remaining claims. Thus, Applicants respectfully submit that the search and the examination of the entire application could be made without serious burden. See MPEP § 803, in which it is stated 10/710,909

that "if the search and examination of the entire application can be made without serious burden, the Examiner <u>must</u> examine it on the merits." Applicants respectfully submit that this policy should apply in the present application in order to avoid unnecessary delay and expense to Applicants and duplicative examination by the Patent Office.

Should the Examiner require or request anything further from Applicants prior to examination, the Examiner is requested to contact Applicants' undersigned representative at the telephone number below. Otherwise, Applicants request early and favorable examination on the merits.

Date: March 24, 2005

Khoi D. Nguyen

Registration No. 47,820

Schmeiser, Olsen & Watts 3 Lear Jet Lane, Suite 201 Latham, New York 12110 (518) 220-1850

10/710,909